Wideband common gate LNA with novel input matching architecture

Sana Arshad¹,*, Rashad Ramzan², Qamar-ul-Wahab³

¹Electronic Engineering Department, NED University of Engineering & Technology, 75270, Karachi, Pakistan
²United Arab Emirates University, P.O. Box 15551, Al-Ain, UAE
³Linköping University, SE-581 83, Linköping, Sweden

Abstract

In this paper, a novel architecture for wideband input impedance matching consisting of two common gate (CG) transistors is presented. One CG transistor is placed on top of the other in a current reuse fashion such that both transistors appear in parallel at the input. As a consequence, the transconductance requirement for input matching from each NMOS transistor is reduced to half compared to a simple CG LNA. The proposed input matching technique has been used to design an UWB LNA simulated using IBM 130nm CMOS process with Spectre RF. The proposed architecture accomplish large bandwidth and high gain with comparatively small power consumption. Post Layout simulation results depict S11 and S22 below −6.5 dB and -15 dB respectively. The gain and 3 dB bandwidth are 15 dB and 2.1 GHz respectively. The LNA demonstrates minimum NF of 3.7 dB @ 3.53 GHz in the passband, input referred 1dBCP of −15.32 dBm with IIP3 of −10.5 dBm. The proposed LNA consumes only 1.87mA from 1.4V power supply.

1. Introduction

The UWB technology with a frequency spectrum from 3.1-10.6 GHz has emerged as one of the most popular, most researched and most promising wideband technology after being declared commercial by the Federal Communications Commission (FCC) in 2002. The extremely high data rate together with large bandwidth, high protection, low cost and low power makes it a suitable choice for various wireless communication applications including IrDA, Wireless USB, Bluetooth, Z-Wave, ZigBee, Body Area Network etc. Besides, UWB has also been widely used in Biomedical applications and vehicular tracking systems.

UWB LNA design is a great challenge because the stringent requirements of good input and output matching, reverse isolation, flat and high gain, low noise figure, and high linearity shall all be met over a very large frequency spectrum. Published literature is full of UWB LNAs implemented using the ever shrinking CMOS technology [1-4] which has achieved $f_t$ as high as 280 GHz (45nm CMOS) [5].

While CG topology has been successfully used as an input matching stage for the UWB LNA, design with Common Source (CS) topology is usually avoided as this topology generally exhibits a narrowband performance. Obtaining wideband response with this topology requires additional reactive components placed before the CS transistor which actually serve as bandpass filter [4][6]. Additionally, the noise characteristics of a CS based LNA vary directly with frequency, thereby increasing Noise Figure (NF) at higher frequencies. Further, the interdependence of input and output in a CS LNA due to Miller's effect, often need the addition of a cascode stage which requires more voltage headroom thereby increasing power. The CG LNA, on the other hand, has excellent reverse isolation properties inherently. It has a slightly higher but relatively constant noise figure independent of both the operating frequency and bandwidth [1-3]. Its input capacitance $C_{gs}$ is easily resonated out by adding an inductor at its source while its transconductance helps to fix the 50Ω input impedance match. These features makes the CG LNA superior in performance compared to CS LNA when it comes to wideband operation. A CG LNA work without a band pass filter at the input thereby saving area and makes the LNA design more simpler. In a conventional CG LNA, width of input CG MOS and power consumption are governed by the transconductance required for input matching. In this LNA, $g_{m}$ of 20 mS is theoretically required from the input transistor for input matching whereas values of 22-23mS are usually set to cater for reflection of load impedance at the input [1]. The high power consumption associated with this transconductance value can be restricted using current reuse techniques which have proved to be very efficient for low power designs [7-8]. To design a low power CG LNA, we propose a new input matching architecture with the goal to use lesser current and achieve a comparable gain as in standard CMOS CG LNAs. In our proposed design, one CG transistor is placed at the top of other such that the sum of transconductances of both transistors provide the desired 50Ω matching. Thus input matching is possible at approximately half the transconductance/ current consumption value compared to conventional CG LNA. The proposed LNA achieves comparable bandwidth, gain and noise figure with low power compare to previously reported LNAs.

The paper is divided as follows. In section 2, main design concept, mathematical equations and circuit parameters are presented. Layout design and post layout simulation results are presented along with comparison with recent LNAs in section 3 and the paper is finally concluded in Section 4.

2. Circuit Design

2.1. Design theory

Fig. 1 shows the schematic of the proposed LNA design. In the input matching stage, capacitors $C_1$ and $C_2$ couple the input signal to the sources of CG transistors $M_1$ and $M_2$. $M_3$ is stacked at the top of $M_1$ which allows both $M_1$ and $M_2$ to share the same...


where $Z_{in}$ is the total input impedance of the LNA, $Z_{in1}$ and $Z_{in2}$ are the input impedances looking into the source of $M_1$ and $M_2$ respectively. $g_{m1}$, $g_{m2}$ and $g_{s1}$, $g_{s2}$ are the transconductances and gate to source capacitances respectively of $M_1$ and $M_2$. $sL_1$, $sL_3$ are the impedances of $L_1$ and $L_3$ respectively. As $C_{gs1}$ is resonated out by $L_1$, and $C_{gs2}$ by $L_3$, $Z_{in}$ is effectively equal to $Z_{in} = 1/(g_{m1} + g_{m2})$.

The gates of $M_1$ and $M_2$ are kept at ac ground with the help of $C_1$ and $C_6$ as this further improves the input impedance matching. Inductors $L_2$ and $L_4$ serve as the load for $M_1$ and $M_2$ respectively and carry the same bias current. The combination of inductors $L_2$, $L_3$ and capacitor $C_5$ make a third order LC-T network and provides adequate isolation between both $M_1$ and $M_2$. Capacitor $C_3$ also presents an ac ground over the entire bandwidth of interest. The RF signal after amplification through $M_1$ and $M_2$ is coupled through $C_4$ and $C_7$ to the gain stage comprising of $M_3$ and $M_4$ again in a current reuse fashion. This stage provides additional gain to the LNA. Besides current reuse, the placement of PMOS and NMOS in an inverter configuration also helps to improve the linearity which depends on latter stage of the LNA. The output of this stage is coupled through $C_8$ to the buffer stage. This capacitor also isolates the dc biasing between gain stage and the buffer. The series resonance of this capacitor with inductor $L_5$ and further resonance of $L_3$ with the input capacitance of $M_6$ assist in extending the bandwidth towards higher frequency spectrum of the desired band. The gain ($A$) of the LNA can be expressed as in (4).

\[ A = -(r_{ds} || r_{ds}) (g_{m1} g_{m3} sL_2 + g_{m4} g_{m2} sL_4) \]  \hspace{1cm} (5)

where $r_{ds}$ and $r_{ds}$ are the drain to source resistances of $M_1$ and $M_2$ respectively. $g_{m3}$, $g_{m4}$ are the transconductances of $M_3$ and $M_4$ respectively. $sL_2$ and $sL_4$ are the impedances of $L_2$ and $L_4$ respectively. Noise Figure for the proposed LNA can be written as in (5).

\[ NF = 1 + \frac{Y}{a g_{m1} R_S} + \frac{Y}{a g_{m2} R_S} \]  \hspace{1cm} (6)

where noise of the gain stage has been neglected according to Frii’s formula. In (5), $Y$ is a noise parameter (coefficient of channel thermal noise) for deep submicron MOSFETs and its value can be much greater than 1 for short channel devices. $a \approx gm/gd0$ and its value can be much less than 1 for short channel devices [9]. $M_5$ and $M_6$ implement the buffer for the proposed LNA which is mainly added to assist in output matching. The inverse of transconductance of $M_6$ ($1/g_{m6}$) and the output impedance of $M_5$ ($r_{ds}$), appear in parallel at the output node of the buffer, hence at the output of the LNA. By adjusting $g_{m6}$ to match the 50 $\Omega$ output impedance of cable and a high $r_{ds}$ for $M_5$, the parallel combination of $1/g_{m6}$ and $r_{ds}$ reduce to $1/g_{m6}$ only shown in Fig. 2. In this way, output impedance matching is achieved through the buffer.

The gate bias of all transistors is provided through current mirrors. Input matching stage is biased at a current of 0.53 mA while gain stage carries a bias current of 1.34 mA. Buffer is biased separately with a power supply of 1 volt.

2.2.Circuit Parameters

From (1), $g_{m1}$ and $g_{m2}$ should be 10mS each ideally, and the simulations are started with this value. After rigorous simulations and keeping in view the requirement of low power consumption, the transconductance values are adjusted to $g_{m1} = 9.3mS$ and $g_{m2} = 8.3mS$ respectively by setting $M_1$ and $M_2$ for gate widths of 40µm and 30µm respectively. With these values, $S_{11}$ values as low as -15dB are obtained in passband.
gm's above the aforementioned values only increase power consumption without much difference in $S_{11}$. Hence above values are retained.

Inductors $L_1$, $L_3$ are selected to be 7.6 nH each and they resonate with gate to source capacitances plus other parasitic capacitances present at the source nodes of $M_3$ and $M_2$ respectively to create resonances at lower end of frequency spectrum near 3.8 GHz and 4.5 GHz (pre-layout simulation). $L_2$ appear at the drain of $M_1$ and at the gate of $M_3$ while $L_4$ is at the junction of drain and gate of $M_3$ and $M_2$ respectively. Iterative simulations are done after which desired gain is obtained for widths of $M_2$ and $M_4$ as $M_3 = 85 \mu m$ and $M_4 = 110 \mu m$ while $L_2 = 8$ nH, $L_4 = 6.6$ nH and $L_5 = 7.6$ nH. These component values are chosen to obtain a wideband gain response by creating multiple resonances in the desired spectrum. Buffer transistors width are adjusted as $M_5 = 31 \mu m$ and $M_6 = 20.9 \mu m$ to facilitate output matching already discussed in Section II.A above. The total power consumption of LNA core is 2.61 mW from a 1.4 V supply. The gate bias values of $M_1$ through $M_6$ are $V_{b1} = V_{b3} = 0.43 V$, $V_{b2} = 1.4$, $V_{b4} = 0.84 V$, $V_{b5} = 0.44 V$, $V_{b6} = 1 V$.

### 3. Simulation Results And Layout

The Layout of the proposed LNA is presented in Fig. 3 having an area of about 0.74 mm$^2$ (1.1 x 0.67 mm$^2$) excluding bondpads. The LNA layout is designed in Cadence Layout XL using 0.13 µm CMOS technology by IBM. DRC, LVS, QRC, floating gate, Orthogonality tests and post layout simulations have been successfully performed on the LNA layout. Fig. 4 through Fig. 9 present the pre and post layout simulation results for the LNA. It can be seen that due to the presence of parasitics in the Layout and due to the insertion of tie down diodes at various nodes, the post layout simulation results are greatly deteriorated. Fig. 4 and 5 present the input and output reflection coefficient for the LNA respectively. While post layout $S_{11}$ remains below -10 dB from 2.6-4 GHz, $S_{22}$ remains below -15 dB throughout the bandwidth of interest. In fig. 6, power gain of the LNA is presented. The pre-layout simulation shows a maximum gain value of 15 dB and 3 dB bandwidth of 4GHz (2.5-6.5 GHz) whereas the bandwidth reduces to 2 GHz after post layout simulation. Thus, the effective bandwidth for the LNA exists from 2.3-4.4 GHz. Also, not shown is the reverse isolation of the LNA which remained below -50 dB in both pre and post layout simulation results. The noise figure of the LNA is shown in Fig. 7. The minimum NF achievable in the passband is 3.7 dB while average NF is 5.3 dB from the post layout results. Linearity tests on the LNA gives 1 dB compression point to be -15.32 dBm as shown in Fig. 8. Two tone test on the LNA is performed using tones of 3 GHz and 3.01 GHz which determines the input referred third order intercept point to be -10.5 dBm as shown in Fig. 9.

![Fig. 3. Layout of the proposed LNA with an area of 1.1 x 0.67 mm$^2$ excluding bondpads](image-url)
The paper presents the design of a new common gate based input impedance matching architecture employing current reuse technique. Each CG NMOS of the matching stage has been biased at almost half the transconductance compared to a conventional common gate LNA, thus reducing the overall power consumption. Post Layout simulation results present S11<-6.5 dB, S22<-15 dB, maximum gain 15 dB, average NF of 5.3. Input referred 1dB and IIP3 are -15.32 dBm and -10.52 dBm respectively. The proposed LNA achieves high gain, wider bandwidth with smaller power consumption. Large bandwidth with low power makes it an appropriate option for wideband receivers in handheld/battery operated devices.

5. References


