Three-Phase Interleaved Boost DC/DC Converter with High Voltage Gain and Reduced Nominal Value on Power Devices

a,bSeyed Hossein Hosseini, aMohammad Maalandish, Member, IEEE, aTohid Jalilzadeh, aSaeed Ghasemzadeh.

 אלFaculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran
bEngineering Faculty, Near East University, 99138 Nicosia, North Cyprus, Mersin 10, Turkey
E-mails: hosseini@tabriztu.ac.ir, m.maalandish.ps@gmail.com, t.jalilzadeh@tabriztu.ac.ir, g_zadeh@tabrizu.ac.ir

Abstract

In this paper, a new interleaved boost dc-dc converter is presented for PV applications. The proposed converter consists of three-phase which are parallel connected to each other. There are voltage multiplier units between the phases for increasing the output voltage. By increasing the voltage multiplier units (by connecting the series together), the output voltage will be more increase. In addition, the nominal value of the power components is reduced. Therefore, the voltage stress of switches and diodes for various duty cycles is low and so, the efficiency is high. One of the other advantages of the proposed converter input current ripple is low with the utilization of interleaving techniques. These advantages cause the proposed converter to be a good candidate for PV panels. To illustrate the merits of proposed converter, comparison results with other converters are provided. Also, theoretical analysis for two stages with operating at 25kHz is provided.

1. Introduction

Nowadays, electric energy generation based on wind turbines, fuel cells and photovoltaic (PV) technologies has attracted great attention. However, the output voltage of these sources is relatively low. To solve this problem, dc-dc converters with high voltage conversion ratio are a suitable choice [1-5]. A non-isolated dc-dc converter with high voltage conversion ratio and low voltage stress across power switches have been proposed in [6]. In this topology by increasing the turn's ratio of the used diode-capacitor-inductor unit (D-C-L), this topology can generate a high voltage gain significantly. However, this converter has problems which limit their application in renewable energies or high power level. Therefore, in order to apply the renewable applications or high power levels and to increase the overall efficiency of the structure, should decrease the number of power devices. In addition, the number of inductors is higher which leads to use more core, so the cost of the converter will raise. In [7], a high step-up DC-DC converter is presented for PV applications. The efficiency of proposed converter is good but this topology is not suitable for high power levels. In fact, by increasing the current level and voltage level, the nominal values of power components will increase and leads to increase the normalized voltage of semiconductors. In [8], an isolated DC-DC converter for renewable energy applications has been proposed. This converter consists of an interleaved DC-DC converter and PV panel which connected to the one transformer for the controllable switch in each phase. This converter is applied for simultaneous maximum power point tracking (MPPT) control of the wind and two different PV panels. This topology has higher normalized voltage stress across power switches and power diodes. Therefore, this topology not suitable for high power levels because the cost of power component will higher. In [9], a non-isolated dc-dc converter boost based on switched-capacitor/switched-inductor is proposed which it can provide high step-up voltage conversion ratio. But with increasing of high voltage and current stress, high duty-cycle operation, and limited dynamic response. The diode reverse recovery current is a problem as a result, the overall efficiency of the converter is increased when operating with high power levels. In [10], a non-isolated dc-dc converter operating with high voltage conversion ratio, as the quadratic boost converter, but additional inductors and filter capacitors must be used and the switch voltage is high. In [11], a new alternative for the implementation of high step-up structures has been presented with the use of the voltage multiplier units integrated with classical non-isolated DC-DC boost converters. This topology solves some of the classical boost converters. However, the power transformer volume is a problem for this topology due to high switching losses and the reduction of overall efficiency. In [12], proposed a new DC-DC converter based on switched capacitor with voltage regulation for PV panels. The most important benefits of the proposed converter are approximately continuous input current, reduction of the number of power components (such as power switches) and overall cost. But the normalized voltage of some power switches is high and the normalized voltage of the output diode nearly to output voltage.

In this study, a new non-isolated DC-DC boost converter based on interleaving technique and switched capacitor is presented. In fact, the proposed converter can be used for different power level by decreasing the nominal value (by increasing the voltage multiplier units between phases) of power components in high voltage gain.

2. Proposed Converter and Principle of Operation

The power circuit of proposed converter is shown in Fig. 1. The proposed converter is a three-phase interleaved high step-up dc/dc converter. The proposed converter consists of the input dc voltage source, voltage multiplier units (consists of three capacitors and 4 diodes), one inductor and one switch for each phase. The phases are connected in parallel to each other. In fact, each phase is a conventional boost dc/dc converter which consists of a power switch, a diode, and one inductor. In addition, by increasing of series the voltage multiplier units, not only increases the voltage gain, but also decreases the normalized voltage stress across semiconductors (by decreasing the nominal value of components).
3. Analysis the Proposed Structure

Theoretical analysis of the proposed operating in CCM (continuous conduction mode) state is provided. In order to simplify the operation analysis of proposed converter, the below assumptions are considered:

- The value of input voltage is constant.
- All used elements are ideal.
- All capacitors are large enough that the voltage of all capacitors considered constant values in one switching period.

For each power switch in one switching period of the proposed converter ($T_s$) can be considered two-time blank. In the first time blank ($DT_s$), the power switch is on-state and the second time blank ($T_s-DT_s$), the power switch is off-state.

The Equivalent circuits of the proposed converter at CCM (continuous conduction mode) operation are shown in Fig. 2. The operation of proposed converter at CCM operation comprises of six modes.

**Mode 1** ($t_0 = 0 \leq t \leq t_s = (D - \frac{1}{3}T_s)$): During this mode, the switches $S_1$ and $S_2$ are on-state. Also, the diodes $D_1$, $D_{i1}$ and $D_{i2}$ are in forward-bias. In this mode, the current of inductors $L_i$ and $L_{i1}$ are linearly increased by the input voltage ($V_{i}$) and the current of the inductor $L_{i2}$ is linearly reduced. In this mode, the voltage of the inductors are:

$$v_{L1} = v_{L2} = V_i$$
$$v_{L3} = V_i + V_{C11} = v_i + V_{C21}$$

The maximum voltage across diodes obtained as follows:

$$v_{D1} = v_{D2} = V_{C11}$$
$$v_{D3} = V_{C11}$$

The maximum voltage across switch $S_j$ obtained as follows:

$$V_{s3} = -V_{C11}$$

**Mode 2** ($t_1 = (D - \frac{1}{3}T_s) \leq t \leq t_s = (1 - \frac{1}{3}T_s)$): In this mode, the switch $S_i$ is on-state. The diodes $D_1$, $D_{i1}$ and $D_{i2}$ are in reversed-bias and the other diodes are in forward-bias. The current of the inductors $L_i$ and $L_{i1}$ are linearly reduced by the input voltage ($V_{i}$) and the current of the inductor $L_{i2}$ is linearly increased by the input voltage ($V_{j}$). In this mode, the voltage of the inductors are:

$$v_{L1} = V_i$$
$$v_{L2} = V_i + V_{C11}$$
$$v_{L3} = -V_{C11}$$

The maximum voltage across switch $S_j$ obtained as follows:

$$v_{D1} = V_{C11} = V_{i} + V_{C11}$$
$$v_{D2} = V_{i} + V_{C11} + V_{C21} - V_{C21}$$
$$v_{D3} = V_{i}$$

The maximum voltage across switch $S_j$ obtained as follows:

$$V_{s1} = V_{C11}$$

**Mode 3** ($t_2 = \frac{1}{3}T_s \leq t \leq t_3 = DT_s$): During this mode, the switches $S_1$ and $S_2$ are on-state. The diodes $D_1$ and $D_{i2}$ are in reversed-bias and the other diodes are in forward-bias. The current of the inductors $L_i$ and $L_{i1}$ are linearly reduced and the current of the inductor $L_{i2}$ is linearly increased by the input voltage ($V_{j}$) and the current of the inductor $L_{i1}$ is linearly reduced by the input voltage ($V_{j}$). In this mode, the voltage of the inductors are:

$$v_{L1} = V_i$$
$$v_{L2} = V_i + V_{C11}$$
$$v_{L3} = V_{C11}$$

The maximum voltage across diodes obtained as follows:

$$v_{D1} = -V_{C11} - V_{C11}$$
$$v_{D2} = V_{C11}$$
$$v_{D3} = V_{C11}$$

**Mode 4** ($t_3 = DT_s \leq t \leq t_4 = (D + \frac{1}{3}T_s)$): In this mode, the switch $S_1$ is on-state. The diodes $D_i$, $D_{i1}$ and $D_{i2}$ are in forward-bias and the other diodes are in reversed-bias. The current of the inductors $L_i$ and $L_{i1}$ are linearly increased and the current of the inductor $L_{i2}$ is linearly increased by the input voltage ($V_{j}$). In this mode, the voltage of the inductors are:

$$v_{L1} = V_i$$
$$v_{L2} = V_i + V_{C11}$$
$$v_{L3} = V_{C11}$$

The maximum voltage across switch $S_j$ obtained as follows:

$$V_{s1} = V_{C11}$$

**Mode 5** ($t_4 = \frac{2}{3}T_s \leq t \leq t_5 = (D + \frac{2}{3}T_s)$): During this mode, the switches $S_1$ and $S_2$ are on-state. The diodes $D_i$, $D_{i1}$ and $D_{i2}$ are in reversed-bias and the other diodes are in forward-bias. The current of the inductors $L_i$ and $L_{i1}$ are linearly reduced by the input voltage ($V_{j}$) and the current of the inductor $L_{i2}$ is linearly increased by the input voltage ($V_{j}$). In this mode, the voltage of the inductors are:

$$v_{L1} = V_i + V_{C11}$$
$$v_{L2} = V_i$$

The maximum voltage across switch $S_j$ obtained as follows:

$$V_{s1} = V_{C11}$$

**Mode 6** ($t_5 = (D + \frac{2}{3}T_s) \leq t \leq T_s$): In this mode, the switch $S_1$ is on-state. The diodes $D_i$, $D_{i1}$ and $D_{i2}$ are in forward-bias and the other diodes are in reversed-bias. The current of the inductors $L_i$ and $L_{i1}$ are linearly reduced and the current of the inductor $L_{i2}$ is linearly increased by the input voltage ($V_{j}$). In this mode, the voltage of the inductors are:

$$v_{L1} = V_i + V_{C21} + V_{C31} - V_{C21}$$
$$v_{L2} = V_i$$

[Fig. 1. The power circuit of proposed topology]
By applying the volt-second balance for the voltage of the inductor, the voltage gain of proposed converter can be obtained as follows equation (for n=1):

\[ M = \frac{V_o}{V_i} = \frac{2}{1-D} \]  

(26)

The normalized voltage stress across switches obtained as follows:

\[ M_{v1} = M_{v2} = M_{v3} = \frac{1}{2} \]  

(27)

The normalized voltage stresses across diodes \( D_1 \), \( D_2 \) and \( D_3 \) can be obtained as follows:

\[ M_{vD1} = M_{vD2} = M_{vD3} = 1 \]  

(28)

Also, the normalized voltage stresses across diodes \( D_1 \), \( D_2 \) and \( D_3 \) can be obtained as follows:

\[ M_{vD1} = M_{vD2} = M_{vD3} = \frac{1}{2} \]  

(29)

It is clear that the proposed converter has the highest voltage gain when the extended to n stages. The voltage gain of the proposed converter with n stage can be obtained as follows:

\[ M = \frac{V_o}{V_i} = \frac{n+1}{1-D} \]  

(30)

The normalized voltage stress across switches obtained as follows:

\[ M_{v1} = M_{v2} = M_{v3} = \frac{1}{n+1} \]  

(31)

The normalized voltage stresses across diodes \( D_1 \), \( D_2 \) and \( D_3 \) can be obtained as follows:

\[ M_{vD1} = M_{vD2} = M_{vD3} = \frac{2}{j+1} \]  

\[ j = 1, 2, ..., n \]  

(32)

Also, the normalized voltage stresses across diodes \( D_1 \), \( D_2 \) and \( D_3 \) can be obtained as follows:

\[ M_{vD1} = M_{vD2} = M_{vD3} = \frac{1}{n+1} \]  

(33)

The main waveforms of the proposed converter in CCM operation are shown in Fig. 3.

Fig. 3. The main waveforms of proposed converter at CCM operation with n=1

5. Comparison Study

In this section, the proposed converter is compared to other topologies. Fig. 4 illustrates a comparison between the proposed converter and the other topologies. Fig. 4(a) illustrates the comparison between the voltage gain (M) of proposed converter versus duty-cycle (D) and other topologies. According to this figure, it is clear that the voltage gain of proposed converter is higher than other topologies when the number of n (n=voltage multiplier units) is 2 and greater this. In addition, not only the voltage gain of proposed converter is increased by raising n but also, the stress voltage across switches and diodes will be reduced (by the reduction of nominal values of components). Although the components number of voltage multiplier units will be slightly more in higher stages of n, the proposed converter in high power level has high efficiency. In fact, by decreasing the nominal value of components, the maximum voltage stress of power components will be decreased. Finally, the overall cost of proposed converter will be reduced and efficiency is increased.

Fig. 4(b) illustrates comparison the normalized voltage stress across switches and voltage conversion ratio between the proposed converter and other topologies. From this Fig, it is clear that the normalized voltage across power switches is lower other structure when the number of n is increasing. In the limit, as the number of n gets high in Fig. 4(b), the relationship \( M_{\text{G(Switch)}} \) approaches \( \frac{1}{n+1} \) for proposed converter that is shown on curves. Therefore, the used power switches for the
The proposed converter can be has a low cost, also the overall cost of the proposed converter will be reduced and the efficiency will be increased compared to the other topologies in differences power levels.

![Graph](image)

**Fig. 4.** Comparison the proposed converter with other topologies, (a) the voltage gain versus duty-cycle, (b) the stress voltage across switches versus voltage gain

6. Simulation and Experimental Results

In order to verify the theoretical analysis, the proposed converter is simulated in PSCAD/EMTDC comprehensive and the components specifications of the simulation results are provided in Table 1.

<table>
<thead>
<tr>
<th>Table 1: The characteristic of the proposed converter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
</tr>
<tr>
<td>Switching frequency</td>
</tr>
<tr>
<td>All inductors</td>
</tr>
<tr>
<td>All capacitors of voltage multiplier units</td>
</tr>
<tr>
<td>Output capacitor C</td>
</tr>
<tr>
<td>Output resistance R</td>
</tr>
</tbody>
</table>

Figs. 5-10 illustrate the simulated waveforms of the proposed converter in CCM operation for D=0.6 value (with n=1 and n=2 stage). Where in this section, all the figures (a) are for n=1 stage and figures (b) for the n=2 stage. Fig. 5 illustrates the output voltage waveforms of proposed converter. Fig. 5(a) illustrates the output voltage \( V_o \) with n=1 that is about 119.7. Fig. 5(b) illustrates the output voltage \( V_o \) with n=2 that is about 178.8.

Fig. 6(a) illustrates the waveform of the inductor \( L_i \) (with 1.95A average value) which the peak to peak current ripple is about 0.56A (the percent current ripple is about 28%). Fig. 6(b) illustrates the waveform of the inductor \( L_i \) (with 5.05A average value) which the peak to peak current ripple is about 0.56A (the percent current ripple is about 11%). Figs. 7(a) and (b) illustrate the capacitor \( C_{v_i} \) voltage which is about 59.8V. Figs. 8(a) and (b) illustrate the voltage across diode \( D_i \) that is about 59.9V and 59.7, respectively (using (33), these values are matched). It is clear that the normalized voltage stress across power diodes is decreased by increasing the number of n. Therefore, at high power levels is not a problem for power diodes. The voltage across the diode \( D_1 \) (shown in Fig. 9) with n=1 stage and the n=2 stage is nearly 120V (using (32), these values are matched). The maximum voltage across the switch \( S_i \) is about 60V which is shown in Fig. 10 (using (31), these values are matched).

![Graph](image)

**Fig. 5.** The equivalent circuits of proposed converter at CCM operation, (a) with n=1, (b) with n=2

![Graph](image)

**Fig. 6.** The equivalent circuits of proposed converter at CCM operation, (a) with n=1, (b) with n=2

![Graph](image)

**Fig. 7.** The equivalent circuits of proposed converter at CCM operation, (a) with n=1, (b) with n=2

![Graph](image)

**Fig. 8.** The equivalent circuits of proposed converter at CCM operation, (a) with n=1, (b) with n=2

![Graph](image)

**Fig. 9.** The equivalent circuits of proposed converter at CCM operation, (a) with n=1, (b) with n=2
In this paper, a new three-phase interleaved high step-up dc-dc converter is presented with reduced voltage stress on semiconductors and higher efficiency about 96.3%. By series increasing number of the voltage multiplier units, the voltage gain of proposed converter is increased and also, the current level is raised. Therefore, the power level of proposed converter is increased. In addition, this leads to reducing the nominal value of power components and normalized voltage stress across switches and diodes. Given these benefits and due to the utilization of interleaving techniques which makes the proposed converter appropriate for renewable energies such as PV applications. The simulation results of proposed converter with 144W and 324W by operating at 25kHz are provided. The simulation results illustrate that the proposed converter achieves the low voltage stress of power switches and diodes, and the efficiency higher than 95.1% in about all power level.

7. Conclusion

In this paper, a new three-phase interleaved high step-up dc-dc converter is presented with reduced voltage stress on semiconductors and higher efficiency about 96.3%. By series increasing number of the voltage multiplier units, the voltage gain of proposed converter is increased and also, the current level is raised. Therefore, the power level of proposed converter is increased. In addition, this leads to reducing the nominal value of power components and normalized voltage stress across switches and diodes. Given these benefits and due to the utilization of interleaving techniques which makes the proposed converter appropriate for renewable energies such as PV applications. The simulation results of proposed converter with 144W and 324W by operating at 25kHz are provided. The simulation results illustrate that the proposed converter achieves the low voltage stress of power switches and diodes, and the efficiency higher than 95.1% in about all power level.

8. References


