

CMOS Current Mode Exponential Function Generator Circuit Using Pade Approximation

Duygu Kutluoglu

Istanbul Technical
University Department of Electronics
and Communication Engineering
34469, Maslak, Istanbul, Turkey
duygukutluoglu@gmail.com

Ali Toker

Istanbul Technical
University Department of Electronics
and Communication Engineering
34469, Maslak, Istanbul, Turkey
ali.toker@itu.edu.tr

Serdar Ozoguz

Istanbul Technical
University Department of Electronics
and Communication Engineering
34469, Maslak, Istanbul, Turkey
ozoguz@itu.edu.tr

Abstract—This paper presents a new exponential function approximation, using Pade approximations. An exponential function generator circuit is designed in CMOS 0.35 μ m technology using the proposed approximation methodology. Its performance is measured to verify the mathematical analysis using SPICE tool. The results verified that Pade approximation equations can be used in design of EXPFGs and with a judicious choice of the numerator and denominator polynomials, substantial improvement in the dynamic range can be achieved without having to sacrifice circuit complexity.

Keywords—exponential function generator, CMOS design, Variable Gain Amplifier

I. INTRODUCTION

Over the past few years, the importance of high-speed wireless communication becomes greater and greater due to the high demand of more powerful mobile devices [1]. Automatic Gain Control (AGC) circuits including Variable Gain Amplifiers (VGA) are acting an important role as a building block of wireless communication systems by providing fixed output power for different levels of input signal. This characteristic increases the dynamic range of the entire system [2]. The VGAs are widely used in communication systems such as the Wideband Code-Division Multiple Access (WCDMA) wireless communication systems [3], CDMA [4], wireless sensor networks (WSN) [5], Adaptive Antenna Combining (AAC) systems [6], Wireless Personal Area Networks (WPAN), Portable communication drivers [7], and direct-conversion receivers [8]. The VGAs also play important role in biomedical signal acquisition [9], medical equipment [10], hearing aids [11], imaging [12], disk drives [13] and audio/video analogue signal processing circuits [14].

VGAs can be classified according to their control function. The control function can be an analogue (continuous) signal or a discrete signal. The VGAs that are controlled with continuous signal are either controlled with a linear signal or an exponential signal. Exponential control signals are preferred because of their higher dynamic range characteristics. To realize exponential signals, devices with exponential DC characteristics can be used. Whilst CMOS technology lacks

devices that have exponential characteristics in linear or saturation regions, exponential function approximations are used as the functions that will be realized with MOSFET devices working in saturation region.

In this paper, a new exponential function approximation, using Pade approximations is proposed. Pade approximation is preferred because it provides a better result compared to most common approximation method, Taylor series approximation with the same order. An exponential function generator circuit is designed using the proposed approximation methodology in CMOS 0.35 μ m technology, under supply voltage of 3.3V. Its performance is measured to verify the mathematical analysis using SPICE tool. The results verified that Pade approximation equations can be used in design of EXPFGs and a proper order of numerator and denominator can be selected according the specifications of the VGA.

II. THE PROPOSED APPROXIMATION FUNCTION

A. Pade Approximation

Recently, it is observed that there is connection between some Pade approximants and ideal exponential function [15].

When the Pade table is constructed for the exponential series given in (1), the equations given in Table 1 are established to represent the function given in (2) [16].

$$e^{ax} = 1 + \frac{ax}{1!} + \frac{mna^2x^2}{2!} + \dots + \frac{a^n x^n}{n!} + \dots \quad (1)$$

$$P_{m,n}(x) = \frac{n_m(x)}{d_n(x)} \quad (2)$$

Comparison of Taylor series approximation and Pade approximation is given in Figure 1. Here the order of the Taylor series approximation function n equals to 2 and the order of Pade approximation's numerator and denominator m and n are also equal to 2. For the same order of equations, it is obvious that Pade approximation is more accurate for a larger interval.

TABLE I. A PORTION OF PADE TABLE FOR e^x

$m \backslash n$	0	1	2	3
0	$\frac{1}{1}$	$\frac{1}{1-x}$	$\frac{1}{1-x+\frac{1}{2}x^2}$	$\frac{1}{1-x+\frac{1}{2}x^2-\frac{1}{6}x^3}$
1	$\frac{1+x}{1}$	$\frac{1+\frac{1}{2}x}{1-\frac{1}{2}x}$	$\frac{1+\frac{1}{3}x}{1-\frac{2}{3}x+\frac{1}{6}x^2}$	$\frac{1+\frac{1}{4}x}{1-\frac{3}{4}x+\frac{1}{4}x^2-\frac{1}{24}x^3}$
2	$\frac{1+x+\frac{1}{2}x^2}{1}$	$\frac{1+\frac{2}{3}x+\frac{1}{6}x^2}{1-\frac{1}{3}x}$	$\frac{1+\frac{1}{2}x+\frac{1}{12}x^2}{1-\frac{1}{2}x+\frac{1}{12}x^2}$	$\frac{1+\frac{2}{5}x+\frac{1}{20}x^2}{1-\frac{3}{5}x+\frac{1}{20}x^2-\frac{1}{60}x^3}$
3	$\frac{1-x+\frac{1}{2}x^2-\frac{1}{6}x^3}{1}$	$\frac{1+\frac{3}{4}x+\frac{1}{4}x^2+\frac{1}{24}x^3}{1-\frac{1}{4}x}$	$\frac{1+\frac{3}{5}x+\frac{1}{20}x^2+\frac{1}{60}x^3}{1-\frac{2}{5}x+\frac{1}{20}x^2}$	$\frac{1+\frac{1}{2}x+\frac{1}{10}x^2+\frac{1}{120}x^3}{1-\frac{1}{2}x+\frac{1}{10}x^2-\frac{1}{120}x^3}$

In order to obtain an improved performance, an immediate approach is to increase the order of the Taylor approximation. However, in case the order is set to 3 or higher, the corresponding circuit requires building blocks realizing x^3 terms which can be usually realized using complicated circuitry compared to x^2 or x^4 terms. This is because the voltage-current transfer characteristic of the MOSFET obeys the square-law characteristic, thus CMOS circuits have simpler circuit implementation of x^2 and x^4 terms. Hence, very effective and high-performance squarer circuits are already presented in the literature. On the other hand, as shown in Figure 2, the rational Pade functions of second-order provides similar or better error performance compared to third order Taylor approximation. This is the main motivation of using Pade approximations in the realization of the exponential function generator.




Fig. 1. Comparison of Taylor series approximation and Pade approximation.

It can be argued that the rational form of the Pade function complicated the design, which in fact is not true. This is because in the any multiplier block, input-output characteristic is inherently of rational form, e.g. for current-mode multipliers:

$$I_{out} = \frac{I_x I_y}{I_0} \quad (3)$$

Therefore, it can be thought that the general rational form of Pade approximation does not implies any difficulties in circuit implementation.

Considering all the above discussion, in this thesis work, instead of using a higher order Taylor series approximation, Pade approximation is preferred as the base approximation function.




Fig. 2. Error function of Taylor series approximation and Pade approximation.

B. Proposed Exponential Function Approximation Using Pade Approximation

A combination of pseudo-Taylor approximation, where $e^x = e^{0.5x}/e^{-0.5x}$, and Pade approximation is proposed in this paper and the equation is modified as below.

$$e^x = \sqrt{e^x} \sqrt{e^x} \quad (4)$$

Using MATLAB for calculations, it is found out that instead of using the same Pade function e.g. Pade_{2,2} twice in (4), using conjugate pairs gives better result. Table 2 shows the input ranges of the Pade approximation for different m and n values.

TABLE II. INPUT RANGES OF PADE FUNCTIONS

$P_{m,n} \times P_{m,n}$	Function	Input Range
$P_{0,2} \times P_{0,2}$	$\frac{8}{8-4x+x^2} \cdot \frac{8}{8-4x+x^2}$	± 0.99

$P_{m,n} \times P_{m,n}$	Function	Input Range
$P_{1,1} \times P_{1,1}$	$\frac{4+x}{4-x} \cdot \frac{4+x}{4-x}$	± 1.36
$P_{1,2} \times P_{1,2}$	$\frac{24+4x}{24-8x+x^2} \cdot \frac{24+4x}{24-8x+x^2}$	± 2.2
$P_{2,0} \times P_{2,0}$	$\frac{8+4x+x^2}{8} \cdot \frac{8+4x+x^2}{8}$	± 0.99
$P_{2,1} \times P_{2,1}$	$\frac{24+8x+x^2}{24-4x} \cdot \frac{24+8x+x^2}{24-4x}$	± 2.2
$P_{2,2} \times P_{2,2}$	$\frac{48+12x+x^2}{48-12x+x^2} \cdot \frac{48+12x+x^2}{48-12x+x^2}$	± 3.551
$P_{0,2} \times P_{2,0}$	$\frac{8}{8-4x+x^2} \cdot \frac{8+4x+x^2}{8}$	± 1.1
$P_{2,1} \times P_{1,2}$	$\frac{24+8x+x^2}{24-4x} \cdot \frac{24+4x}{24-8x+x^2}$	± 3.05

III. EXPFG GENERATOR CIRCUIT USING $PADE_{(2,1) \times (1,2)}$

To implement Equation (5), the ratio of input current and the reference current ($x = I_x/I_{ref}$) is used as expansion variable in the system below.

$$e^x = \sqrt{PADE_{2,1}(x)} \sqrt{PADE_{1,2}(x)} \quad (5)$$

The block diagram of the proposed exponential function generator is given in Figure 3.




Fig. 3. The proposed exponential function generator.

“GM” blocks represent the 2-input geometric mean circuits and “Sqr” represents a squarer circuit. The output current of the circuit above is given in equation (6), which is the circuit implementation of equation (4).

$$I_{out} = \sqrt{\frac{I_{n1}}{I_{d1}}} \sqrt{\frac{I_{n2}}{I_{d2}}} = \sqrt{\frac{I_{n1}I_{n2}}{I_{d1}I_{d2}}} \quad (6)$$

A. Multiplier/Divider

The current-mode analogue multiplier/divider circuit in [17], which consists of a geometric mean block and a squarer block, is used for implementation. Figure 4 shows the operation principle of the multiplier/divider circuit.

The input-output characteristic of the multiplier/divider is given below.

$$I_{out} = \frac{I_x I_y}{I_w} \quad (7)$$

This structure is very suitable for this work hence multiple g-mean circuits and a squarer can be used to form the exponential function generator circuit.




Fig. 4. Principle of multiplier/divider

B. Circuit Realisation

According to the Pade Table $PADE_{1,2}$ and $PADE_{2,1}$ functions are given below.

$$PADE_{1,2}(x) = \frac{n_1(x)}{d_1(x)} = \frac{6+2x}{6-4x+x^2} \quad (8)$$

$$PADE_{2,1}(x) = \frac{n_2(x)}{d_2(x)} = \frac{6+4x+x^2}{6-2x} \quad (9)$$

For $x = I_x/I_{ref}$, these equations can be written as (10) and (11), where the coefficients are also divided to 2 for device size considerations.

$$PADE_{1,2}(x) = \frac{I_{n1}}{I_{d1}} = \frac{3I_{ref}+I_x}{3I_{ref}-2I_x+\frac{I_x^2}{2I_{ref}}} \quad (10)$$

$$PADE_{2,1}(x) = \frac{I_{n2}}{I_{d2}} = \frac{3I_{ref}-I_xI_{ref}+2I_x+\frac{I_x^2}{2I_{ref}}}{3} \quad (11)$$

Using these equations Equation 5 is calculated and given below.




Fig. 5. Calculated output of proposed function

The nominator and denominator functions in Equation 10 and Equation 11 are realised by current mirrors and squarer circuits as shown in Figure 6.




Fig. 6. Current mode circuit realization of n_1 , n_2 , d_1 and d_2 functions.

Circuit realisation of the block diagram is given in Figure 7. Current mirrors are used to change the direction of the output currents of G-mean blocks.




Fig. 7. Current mode circuit realization of n_1 , n_2 , d_1 and d_2 functions.

IV. SIMULATION RESULTS

The circuit is designed in CMOS 0.35 μ m technology, under supply voltage of 3.3V and using SPICE tool, its performance is measured to verify the mathematical analysis.

The comparison of the ideal exponential function and the gain function of the proposed circuit are shown in Figure 8. SPICE analysis and the MATLAB results are shown to be agreeing within the gain range of -26.3dB to 26.3dB.




Fig. 8. The comparison of the ideal exponential function and the gain function of the proposed circuit

The error function of the output current is given in Figure 9. It can be seen easily that the error is always less than 1dB within the -2.9 to 2.9 input range. The result is even better than the calculated -2.2 to 2.2 input range




Fig. 9. The error function of the output current.

V. CONCLUSION

Pade approximation is reported as a new approach for realizing exponential function in a recent work found in literature, where Taylor series approximation is very common. Using MATLAB for calculations, it is found out that Pade functions of second-order provides similar or better errors performance compared to third order Taylor approximation. A circuit using $PAD E_{1,2} \times PAD E_{1,2}$ equation is designed with and simulated using SPICE. The proposed circuit has 52.6dB output range, which is a remarkable result for a second order exponential function generator. The output range can also be increased by using Pade functions with higher order of numerator and denominator.

REFERENCES

- [1] Aimone, A., Malignaggi, A., Hamidian, A. and Boeck, G.(2014).Ultra Wide Band Variable Gain Amplifier for V-band, GeMiC 2014.
- [2] Choi, I., Seo, H., and Kim, B.(2013). Accurate dB-Linear Variable Gain Amplifier with Gain Error Compensation, IEEE Journal of Solid-State Circuits, February, vol. 48, pp. 456-464.
- [3] Yamaji, T., Kanou, N., and Itakura, T.(2002). A Temperature-Stable CMOS Variable-Gain Amplifier With 80-dB Linearly Controlled Gain Range, IEEE Journal of Solid-State Circuits, May, vol. 37, pp. 553-558.
- [4] Otaka, S., Takemura, G., and Tanimoto, H.(2000).A Low-Power Low-Noise Accurate Linear-in-dB Variable-Gain Amplifier with 500-MHz Bandwidth, IEEE Journal of Solid-State Circuits, December, vol. 35, pp. 1942-1948.
- [5] Yang, S., and Wang, C.(2012).A Low power 48-dB/Stage Linear-in-dB Variable Gain Amplifier for Direct-conversion Receivers, Microelectronics Journal, vol. 43, pp. 274-279.
- [6] Ellinger, F., Jorge, U., Eickhoff, R., and Mayer, U.(2009). Analysis and Compensation of Phase Variations Versus Gain in Amplifiers Verified by SiGe HBT Cascode RFIC, IEEE Transactions on Microwave Theory and Techniques, August, vol. 57, pp. 1885-1894.
- [7] Onet, R., Kovacs, I., Topa, M. D., Rodrigues, S., and Rusu, A.(2014).Compact Variable Gain Amplifier for a Multistandard WLAN/WiMAX/LTE Receiver, IEEE Transactions on Circuits and Systems, January, vol. 61, pp. 247-257.
- [8] Kitamura, R., Tsukizawa, T., and Saito, N.(2013).An 84 dB-Gain-Range and 1 GHz-Bandwidth Variable Gain Amplifier Using Gain Flattening Capacitors for Multi-Gigabit Radio, IEEE Radio and Wireless Semposium, January, pp. 220-222.
- [9] Wang, Y., Afshar, B., Ye, L., Gaudet, V. C., and Niknejad, A. M.(2012). Design of a Low Power, Inductorless Wideband Variable-Gain Amplifier for High-Speed Receiver Systems, IEEE Transactions on Circuits and Systems, April, vol. 59, pp. 696-707.
- [10] Li, Z., Guo, F., Chen, D., Li, H., and Wang, Z.(2007).A Wideband CMOS Variable Gain Amplifier with a Novel Linear-in-dB Gain

Control Structure, IEEE International Workshop on Radio-Frequency Integration Technology, December, pp. 337-340.

- [11] Serdijn, W. A., Woerd, A. C., Davidse, J., and Roermund, A. H. M.(1994). A Low-Voltage Low-Power Fully-Integratable Automatic Gain Control for Hearing Instruments, IEEE Journal of Solid-State Circuits, August, vol. 29, pp. 943-946.
- [12] Carrara, F., and Palmisano, G.(2005).High-Dynamic-Range VGA with Temperature Compensation and Linear-in-dB Gain Control, IEEE Journal of Solid-State Circuits, October, vol. 40, pp. 2019-2024.
- [13] Chopra, P., Kumar, N., and Paily, R.(2008).Ultra Wideband AGC and VGA designs for Software Radio Applications, IEEE Region 10 Conference, November, pp. 1-5.
- [14] Idris, I., Reaz, M., and Bhuiyan, M. A. S. 2008. Ultra Wideband AGC and VGA designs for Software Radio Applications, IEEE Region 10 Conference, November, pp. 1-5.
- [15] Lin K.-J., and Liu M.-K., 2007. CMOS current-mode exponential circuit using Padé approximation, Chung Hua Journal of Science and Engineering, September, vol. 5, pp. 77-80.
- [16] McCabe, J. H., 2009. On the Pade table for $e(x)$ and the simple continued fractions for e and $e(L/M)$, The RamanujanJournal, May, vol. 19, pp. 95-105.
- [17] Lopez-Martin, A. J., and Carlosena, A., 2000. Design of MOS-translinear Multiplier/Dividersin Analog VLSI, VLSI Design, January, vol. 11, no. 4, pp. 321–329.